1. FPGA Design Expertise

Loading...
Просмотреть программу курса

Получаемые навыки

Primality Test, Verilog, Digital Design, Static Timing Analysis

Рецензии

4.6 (оценок: 835)
  • 5 stars
    72.09%
  • 4 stars
    20.71%
  • 3 stars
    4.91%
  • 2 stars
    1.43%
  • 1 star
    0.83%
PM
5 нояб. 2020 г.

This course is very basic level and I encourage all the electronics students must take this course. Thank you Timothy Scherr Sir, he explained all the concepts with detailed explanation.

KE
9 нояб. 2020 г.

This is a very nice course that broadened my knowladge. I will be happy to continue next courses. Each video has need to be watched several times, there are a lot of useful information.

Из урока
Programmable logic design using schematic entry design tools

Преподаватели

  • Placeholder

    Timothy Scherr

    Senior Instructor and Professor of Engineering Practice

Ознакомьтесь с нашим каталогом

Присоединяйтесь бесплатно и получайте персонализированные рекомендации, обновления и предложения.