This course will introduce you to all aspects of development of Soft Processors and Intellectual Property (IP) in FPGA design. You will learn the extent of Soft Processor types and capabilities, how to make your own Soft Processor in and FPGA, including how to design the hardware and the software for a Soft Processor. You will learn how to add IP blocks and custom instructions to your Soft Processor. After the Soft Processor is made, you learn how to verify the design using simulation and an internal logic analyzer. Once complete you will know how to create and use Soft Processors and IP, a very useful skill.
Этот курс входит в специализацию ''Специализация FPGA Design for Embedded Systems'
4 180 уже зарегистрированы
от партнера
Специализация FPGA Design for Embedded SystemsКолорадский университет в БоулдереОб этом курсе
Недавно просмотрено: 8 189
Гибкие сроки
Назначьте сроки сдачи в соответствии со своим графиком.
Сертификат, ссылками на который можно делиться с другими людьми
Получите сертификат по завершении
100% онлайн
Начните сейчас и учитесь по собственному графику.
Курс 3 из 4 в программе
Средний уровень
Practicing engineer or graduate level engineering student.
Прибл. 10 часов на выполнение
Английский
Субтитры: Арабский, Французский, Португальский (Европа), Итальянский, Вьетнамский, Немецкий, Русский, Английский, Испанский
Чему вы научитесь
Create a Nios II softcore processor hardware design using the Altera development flow
List the types of IP available for FPGAs
Use simulation with ModelSim to verify an FPGA Design
Приобретаемые навыки
- Software Design for Softcore Processors
- Softcore Processor Design
- Programmable Logic Design
- Simulation for Verification
- Intellectual Property Integration
Гибкие сроки
Назначьте сроки сдачи в соответствии со своим графиком.
Сертификат, ссылками на который можно делиться с другими людьми
Получите сертификат по завершении
100% онлайн
Начните сейчас и учитесь по собственному графику.
Курс 3 из 4 в программе
Средний уровень
Practicing engineer or graduate level engineering student.
Прибл. 10 часов на выполнение
Английский
Субтитры: Арабский, Французский, Португальский (Европа), Итальянский, Вьетнамский, Немецкий, Русский, Английский, Испанский
от партнера
Колорадский университет в Боулдере
CU-Boulder is a dynamic community of scholars and learners on one of the most spectacular college campuses in the country. As one of 34 U.S. public institutions in the prestigious Association of American Universities (AAU), we have a proud tradition of academic excellence, with five Nobel laureates and more than 50 members of prestigious academic academies.
Сделайте шаг навстречу диплому магистра.
курс входит в онлайн-программу ''Master of Science in Electrical Engineering' от партнера Колорадский университет в Боулдере.
Если вы переходите на полную программу, курсы засчитываются при получении диплома.
Программа курса: что вы изучите
2 ч. на завершение
Softcore Processor Development Flow
This module introduces the concept of a soft processor in general, and of hardware design for the soft processor in particular. It presents an overview of soft processors, describing all the different kinds that are available from Xilinx, Altera, Microsemi, and Lattice and then goes into depth about the Nios II soft processor from Altera. The benefits of using soft processors to prevent obsolescence and provide flexibility are explained. The content guides you through a hardware design of the Nios II processor using Qsys, the Altera system design tool. Lastly, design of a custom instruction in the Nios II is presented, showing the versatility of the soft processor in an FPGA.
2 ч. на завершение
11 видео ((всего 86 мин.)), 1 материал для самостоятельного изучения, 1 тест
3 ч. на завершение
Writing Software for Softcore Processors
This module delves further into the development of soft processors, It describes the soft processor development flow in more detail, including the tools needed to develop software for the soft processor. It then introduces the Eclipse-based IDE for Nios II software development, and then shows how the output of the Qsys design is used to establish a Board Support Package (BSP) for the processor, which is necessary because the processor hardware design can be changed and the BSP software library must support any changes. Use of the BSP editor to configure the processor by programming control registers is demonstrated. Finally, the use of the custom instruction developed in Module 1 is presented, including the use of software macros to complete the implementation of the custom instruction.
3 ч. на завершение
8 видео ((всего 33 мин.)), 1 материал для самостоятельного изучения, 1 тест
2 ч. на завершение
IP Acquisition and Integration
Modern FPGA design is no longer centered on HDL module design as it is on acquisition and use of IP Cores. In this Module we will introduce IP cores including offerings from all the major vendors, Intel Altera, Xilinx, Microchip Microsemi, and Lattice. You will learn how to find, acquire, and use these cores.
2 ч. на завершение
6 видео ((всего 26 мин.)), 1 материал для самостоятельного изучения, 1 тест
4 ч. на завершение
Introducing ModelSim and Simulation for Verification
As we work on more complex FPGA designs, the challenges to create an error-free design mount exponentially. Having a good grasp of the tools needed to verify correctness of design has become more and more important. After introducing simulation in previous sessions, in this module we will examine simulation with ModelSim in more depth by working through some examples. This will show the utility of simulation for verification and debugging. This module will also describe in some detail how the simulator works and how it achieves concurrency through the use of delta delays. As a final step in the debugging process, the internal logic analyzer SignalTap II is introduced.
4 ч. на завершение
8 видео ((всего 67 мин.)), 1 материал для самостоятельного изучения, 1 тест
Рецензии
Лучшие отзывы о курсе FPGA SOFTCORE PROCESSORS AND IP ACQUISITION
от партнера HS7 сент. 2021 г.
The course bring good theoric bases to IPCores but leaves short informacion about the Qsys use, memory map and others things that are necesary for system integration.
от партнера BT11 июня 2021 г.
Must-take Course for Hardware Engineeer. This course provides new concept about NIOS II 32-bit RISC Architecture and How HDL Simulation work
от партнера OS8 дек. 2020 г.
I feel I did another small step towards mastering designing with fpga. Thank you!
от партнера MB11 авг. 2021 г.
I was hoping to get more lecture material on writing testbench code.
Специализация FPGA Design for Embedded Systems: общие сведения
The objective of this course is to acquire proficiency with Field Programmable Gate Arrays (FPGA)s for the purpose of creating prototypes or products for a variety of applications. Although FPGA design can be a complex topic, we will introduce it so that, with a little bit of effort, the basic concepts will be easily learned, while also providing a challenge for the more experienced designer. We will explore complexities, capabilities and trends of Field Programmable Gate Arrays (FPGA) and Complex Programmable Logic Devices (CPLD). Conception, design, implementation, and debugging skills will be practiced. We will learn specifics around embedded IP and processor cores, including tradeoffs between implementing versus acquiring IP. Projects will involve the latest software and FPGA development tools and hardware platforms to help develop a broad perspective of the capabilities of various Programmable SoC solutions. Topics include:
Часто задаваемые вопросы
Когда я получу доступ к лекциям и заданиям?
Что я получу, оформив подписку на специализацию?
Можно ли получить финансовую помощь?
Остались вопросы? Посетите Центр поддержки учащихся.
